

# COMMODORE SEMICONDUCTOR GROUP

a division of Commodore Business Machines, Inc. 950 Rittenhouse Road, Nortistown, PA 19403 • 215/666-7950 • TWX 510-660-4168

# **HMOS**

# 6510 MICROPROCESSOR WITH I/O

#### **DESCRIPTION**

The 6510 is a low-cost microprocessor capable of solving a broad range of small-systems and peripheral-control problems at minimum cost to the user.

An 8-bit Bi-Directional I/O Port is located on-chip with the Output Register at Address 0001 and the Data-Direction Register at Address 0000. The I/O Port is bit-by-bit programmable.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multi-processor systems sharing a common memory.

The internal processor architecture is identical to the Commodore Semiconductor Group 6502 to provide software compatibility.

# FEATURES OF THE 6510...

- 8-Bit Bi-Directional I/O Port
- Single +5 volt supply
- HMOS, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack


- Interrupt capability
- 8 Bit Bi-Directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz, 2MHz and 3 MHz operation
- Use with any type or speed memory
- 4 MHz operation availability expected in 1986.

#### PIN CONFIGURATIONS

IRQ 3 38 R/W	
NMI 4 37 DB <sub>0</sub>	
ľ	
AEC 5 36 DB <sub>1</sub>	
V <sub>CC</sub> 6 35 DB <sub>2</sub>	
A <sub>0</sub> 7 34 DB <sub>3</sub>	
A <sub>1</sub> 8 33 DB <sub>4</sub>	
A <sub>2</sub> 9 32 DB <sub>5</sub>	
A <sub>3</sub> 10 <b>6510</b> 31 DB <sub>6</sub>	
A <sub>4</sub> 11 30 DB <sub>7</sub>	
A <sub>5</sub> 12 29 P <sub>0</sub>	
A <sub>6</sub> 13 28 P <sub>1</sub>	
A <sub>7</sub> 14 27 P <sub>2</sub>	
A <sub>8</sub> 15 26 P <sub>3</sub>	
A <sub>9</sub> 16 25 P <sub>4</sub>	
A <sub>10</sub> 17 24 P <sub>5</sub>	
A <sub>11</sub> 18 23 A <sub>15</sub>	
A <sub>12</sub> 19 22 A <sub>14</sub>	
A <sub>13</sub> 20 21 V <sub>SS</sub>	

	_			
RES	1		40	Ø <sub>2</sub> IN
$\phi_1$ IN	2		39	R/W
ĪRQ	3		38	$DB_0$
AEC	4		37	$DB_1$
V <sub>C</sub> C	5		36	DB <sub>2</sub>
$A_0$	6		35	$DB_3$
A <sub>1</sub>	7		34	DB₄
A <sub>2</sub>	8		33	DB <sub>5</sub>
$A_3$	9		32	DB <sub>6</sub>
$A_4$	10	6510-1	31	$DB_7$
A <sub>5</sub>	11		30	$P_0$
$A_6$	12		29	P <sub>1</sub>
$A_7$	13		28	P <sub>2</sub>
$A_8$	14		27	P <sub>3</sub>
$A_9$	15		26	P <sub>4</sub>
A <sub>10</sub>	16		25	P <sub>5</sub>
A <sub>11</sub>	17		24	P <sub>6</sub>
$A_{12}$	18		23	P <sub>7</sub>
A <sub>13</sub>	19		22	A <sub>15</sub>
VSS	20	<del></del>	21	A <sub>1.4</sub>

RES	1		40	Ø <sub>2</sub> OUT
$\phi_2$ IN	2		39	R/W
ĪRQ	3		38	$DB_0$
AEC	4		37	$DB_1$
V <sub>CC</sub>	5		36	$DB_2$
A <sub>0</sub>	6		35	$DB_3$
Α <sub>1</sub>	7		34	$DB_4$
A <sub>2</sub>	8		33	DB <sub>5</sub>
A <sub>3</sub>	9		32	DB <sub>6</sub>
A <sub>4</sub>	10	6510-2	31	DB <sub>7</sub>
A <sub>5</sub>	11		30	$P_0$
A <sub>6</sub>	12		29	P <sub>1</sub>
$A_7$	13		28	P <sub>2</sub>
$A_8$	14		27	P <sub>3</sub>
$A_9$	15		26	$P_4$
A <sub>10</sub>	16		25	P <sub>5</sub>
A <sub>11</sub>	17		24	P <sub>6</sub>
A <sub>12</sub>	18		23	P <sub>7</sub>
A <sub>13</sub>	19		22	A <sub>15</sub>
$V_{SS}$	20		21	A <sub>14</sub>



# **6510 CHARACTERISTICS**


# **MAXIMUM RATINGS**


RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V <sub>CC</sub>	-0.3  to + 7.0	Vdc
INPUT VOLTAGE	Vin	-0.3  to + 7.0	Vdc
OPERATING TEMPERATURE	TA	0 to + 70	С
STORAGE TEMPERATURE	TSTG	-55 to + 150	,C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

# ELECTRICAL CHARACTERISTICS (Vcc = 5.0V $\pm$ 5%, Vss = 0, TA = 0 $^{\circ}$ to + 70 $^{\circ}$ C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	VIH	V <sub>CC</sub> - 0.2 2.4 · 2.0	_ _ _	Vcc + 1.0V -	Vdc Vdc Vdc
Input Low Voltage	VIL	- - -	_ _ _	0.4 0.2 0.8	Vdc Vdc Vdc
Input Leakage Current (Vin = 0 to 5.25V, Vcc = 5.25V) Logic $\emptyset_1$ , $\emptyset_2$ (in)	lin	_ _	_ _	2.5 100	AU, AU,
Three State (Off State) Input Current ( $V_{in}$ =0.4 to 2.4V, $V_{cc}$ = 5.25V) DB <sub>0</sub> -DB <sub>7</sub> , A <sub>0</sub> -A <sub>15</sub> , R/W	ITSI		_	10	АЦ
Output High Voltage (IOH = -100µAdc, Vcc = 4.75V) Data, A0-A15, R/W, P <sub>0</sub> -P <sub>2</sub>	VOH	2.4	_	_	Vdc
Out Low Voltage (I <sub>OL</sub> = 1.6mAdc, Vcc = 4.75V) Data, A0-A15, R/W, P <sub>3</sub> -P <sub>7</sub>	VOL	_	_	0.5	Vdc
Power Supply Current	ICC	_	_	130	mA
Capacitance $V_{in} = 0. T_{A} = 25 \text{ C. f} = 1 \text{ MHz}$ $Logic. P_{3}-P_{7}$ Data	C Cin		-	10 15 12	pF
A0-A15, R/W Ø. Ø_	C <sub>out</sub> Cø: Cø <u>:</u>	_ _ 	30 50	50 80	





# AC CHARACTERISTICS

1 MHz TIMING

2 MHz TIMING

3 MHz TIMING

ELECTRICAL CHARACTERISTICS (VCC =  $5V \pm 5\%$ , VSS = 0V,  $T_A = 0$  -70 C) Minimum Clock Frequency = 50 KHz

# **CLOCK TIMING**

CHARACTERISTIC
Cycle Time
Clock Pulse Width Ø1 IN (Measured at VCC-0.2V) Ø2 IN
Fall Time. Rise Time Ø1 IN, Ø2 IN (Measured from 0.2V to VCC-0.2V)
Delay Time between Clocks (Measured at 0.2V) 6510-1
Ø1 in Pulse Width (Measured at 1.5V)
Ø2 OUT Pulse Width* (Measured at 1 5V)
Ø2 OUT Rise, Fall Time (Measured 0.4V to 2.0V)*

SYMBOL	MIN.	TYP.	MAX.
TCYC	1000		_
PWHØ1 PWHØ2	430 470	_	_
T <sub>F</sub> , T <sub>R</sub>	_		10
ТД	0		_
PWØ1	460	_	520
PWØ2	420	-	510
T <sub>R</sub> , T <sub>F</sub>	_	_	25

MIN.	TYP.	MAX.
500		_
215 235	  -  -	_
		10
0	_	_
240	_	260
200	_	250
	_	25

MIN.	TYP.	MAX.	UNITS
333	_	_	ns
150 160			ns ns
	_	10	ns
0	_	_	ns
170	_	180	ns
130	_	170	ns
_	_	25	ns

# READING/WRITE TIMING (LOAD=1 TTL)

CHARACTERISTIC		
Read/Write Setup Time from 6510	1	
Address Setup Time from 6510	1	
Memory Read Access Time	7	
Data Stability Time Period	1	
Data Hold Time-Read	1	
Data Hold Time-Write	1	
Data Setup Time from 6510	1	
Address Hold Time	1	
R/W Hold Time	1	
Delay Time. Ø2 negative transition to Peripheral Data valid		
Peripheral Data Setup Time		
Address Enable Setup Time		
Data Enable Setup Time		
Address Disable Hold Time*		
Data Disable Hold Time*		ľ
Peripheral Data Hold Time		ľ
	Read/Write Setup Time from 6510  Address Setup Time from 6510  Memory Read Access Time  Data Stability Time Period  Data Hold Time-Read  Data Hold Time-Write  Data Setup Time from 6510  Address Hold Time  R/W Hold Time  Delay Time. Ø2 negative transition to Peripheral Data vaiid  Peripheral Data Setup Time  Address Enable Setup Time  Data Enable Setup Time  Address Disable Hold Time*  Data Disable Hold Time*	Read/Write Setup Time from 6510  Address Setup Time from 6510  Memory Read Access Time  Data Stability Time Period  Data Hold Time-Read  Data Hold Time-Write  Data Setup Time from 6510  Address Hold Time  R/W Hold Time  Delay Time, Ø2 negative transition to Peripheral Data vaiid  Peripheral Data Setup Time  Address Enable Setup Time  Data Enable Setup Time  Address Disable Hold Time*  Data Disable Hold Time*  Peripheral Data Hold Time

Peripheral	Data Hold Time
*Note — 1 TT	L Load, CL=30 pF

SYMBOL	MIN.	TYP.	MAX.	
TRWS		100	300	
TADS	_	100	300	
TACC		_	575	
TDSU	100	_	_	
THR	10		-	
T <sub>HW</sub>	10	30		
<sup>T</sup> MDS	_	150	200	
T <sub>HA</sub>	10	30	_	
THRW	10	30	_	
<sup>T</sup> PDW		_	300	
T <sub>PDSU</sub>	300	_	_	
<sup>T</sup> AES		_	75	
TDES	-	-	120	
TAED		_	120	
TDED		_	130	
ТРДН	30			

MIN.	TYP.	MAX.
	100	150
	100	150
_	_	300
60		
10		
10	30	
	75	100
10	30	_
10	30	
	-	150
150	_	
	_	75
	_	120
		120
		130
20	_	_

MIN.	TYP.	MAX.	UNITS
-	100	110	ns
_	100	125	ns
	_	170	ns
40	_		ns
10			ns
10	30		ns
	75	90	ns
10	30	_	ns
10	30	-	ns
	_	125	ns
100	_	_	ns
	_	75	ns
_	_	120	ns
		120	ns
		130	ns
10			ns

## SIGNAL DESCRIPTION

## Clocks (Ø1, Ø2)

The 6510 requires either a two phase non-overlapping clock that runs at the Vcc voltage level, or an external control for the internal clock generator.

# Address Bus (A<sub>0</sub>-A<sub>15</sub>)

The three state outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

## Data Bus (D<sub>0</sub>-D<sub>7</sub>)

Eight pins are used for the data bus. This is a Bi-Directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

#### Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

## Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The micorprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE. and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

# Address Enable Control (AEC)

The Address Bus, R/W, and Data Bus are valid only when the Address Enable Control line is high. When low, the Address Bus, R/W and Data Bus are in a high-impedance state. This feature allows easy DMA and multiprocessor systems.

## I/O Port (P<sub>0</sub>-P<sub>7</sub>)

Eight pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0001, and the Data Direction Register is at Address 0000. The outputs are capable at driving one standard TTL load and 130 pf.

#### Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

#### ADDRESSING MODES

**ACCUMULATOR ADDRESSING** — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

**IMMEDIATE ADDRESSING** — In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

**ABSOLUTE ADDRESSING** — In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

**ZERO PAGE ADDRESSING** — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

**INDEXED ZERO PAGE ADDRESSING** — (X, Y indexing) — This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

**INDEX ABSOLUTE ADDRESSING** — (X, Y indexing) — This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

**IMPLIED ADDRESSING** — In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

**RELATIVE ADDRESSING** — Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of-the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is — 128 to  $\pm$  127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING — In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

**INDIRECT INDEXED ADDRESSING** — In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

**ABSOLUTE INDIRECT** — The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

#### INSTRUCTION SET — ALPHABETIC SEQUENCE

ADS AND ASL	,
	Branch on Carry Set Branch on Result Zero Test Bits in Memory with Accumulator Branch on Result Minus Branch on Result Plus Force Break Branch on Overflow Clear
CLC CLD CLI CLV CMP CPX CPY	Clear Decimal Mode Clear Interrupt Disable Bit Clear Overflow Flag Compare Memory and Accumulator
DEC DEX DEY	Decrement Index X by One
EOR	"Exclusive or" Memory with Accumulator
INC INX	Increment Memory by One Increment Index X by One

Increment Index Y by One


Jump to New Location Saving Return Address

Jump to New Location

JMP.

LDA LDX LDY LSR	Load Accumulator with Memory Load Index X with Memory Load Index Y with Memory Shift One Bit Right (Memory or Accumulator)
NOP	No Operation
ORA	"OR" Memory with Accumulator
PHA PHP PLA PLP	Push Accumulator on Stack Push Processor Status on Stack Pull Accumulator from Stack Pull Processor Status from Stack
ROL ROR RTI RTS	Rotate One Bit Left (Memory or Accumulator) Rotate One Bit Right (Memory or Accumulator) Return from Interrupt Return from Subroutine
SBC SEC SED SEI STA STX STY	Subtract Memory from Accumulator with Borrow Set Carry Flag Set Decimal Mode Set Interrupt Disable Status Store Accumulator in Memory Store Index X in Memory Store Index Y in Memory
TAX TAY TSX TXA TXS TYA	Transfer Accumulator to Index X Transfer Accumulator to Index Y Transfer Stack Pointer to Index X Transfer Index X to Accumulator Transfer Index X to Stack Register Transfer Index Y to Accumulator

# PROGRAMMING MODEL




# INSTRUCTION SET-OP CODES, Execution Time, Memory Requirements

MEMBRIC   OFFINION				INSTRUCTIONS		1000	EDIATE	7	BSOLL	ITE	ZERO	PAGE	T	ACCUM		MPL	<b>£</b> D	1	ND. 3	n I	(III)	Dt. Y	17	PAGE	, 1	10	S. X	1	ABS.	-			- 1	14.0		_	-		٦.	nun	rT104		
A N C A A MAN A A A B B A B B A B B A B B B A B		MNEMO	WIC	OPERATION		OP	N :	Of	11		OP I	, T.	-		_			<u> </u>		-	<u> </u>		-		_ 1		_																
A N C A MAA	-	5	0	A + M + O → A									+-	+ +	-	+	╁	1								70		100	12	1 -	172	-	22 K	)P	4	= 10	4	1 2	+		_		_
A S _ C _ T _ O _ 2  B C C _ BANCHON C	Δ	ħ,	0	$A : M \rightarrow A$																												- 1	- 1			-			•	٠	•		٠
B C C SPANCHONO B 2. B S	À	9	_	C - 7 0 - 2			٦.	1									1	í	î.	-	,	ď							1 3	1		ļ	ļ						1.	٠	-		-
B C S BRANCHON C = : 2   2   2   3   3	Ξ	С	c		2.		- 1	1	1				100	-		Ì		l l					, p	5	4	`E	13			ĺ				- 1					٠	•	٠ -		-
B E D SHANCHOND NATE 2	В	C	S	BRANCH ON C = 1			- [	1	i																							- 1	- 1	- [	ļ				-	-	-		-
B 1 7 A-M B W 1 BARANCH ON N=1 2 B N E BRANCH ON N=0 2 B P SPAN-CHONN 0 2 B SPAN-CHONN 0 2 B SPAN-CHONN 0 2 B SPAN-CHONN 0 2 B V S BRANCH CH V V 2 C L C 0-H C D O H C C L C 0-H C C D O H C C L C 0-H C C C C C C C C C C C C C C C C C C C	В	Ε	- 12	99410H 01/2 - 1		Н	+	+	+	$\vdash$	-+	╁	+	-	+	+	+-		-	-	+	+	-	Н	$\vdash$	+	+	+	1	-		_	- 1	4	4	4	4	_	-				
B M	В	- 1	_	4 + M	_	Н		20	1.		,																				FÐ	2	2						-	-	-		~
8 N E BRANCHONZ 3 2	8	5,4		BRANCH ON N= 1	2			1				1.							l	İ	ı		İ					1	i	1			- 1					1	Ms	٠		- ~	Ma
B P	3	*4	Ε	BRANCH ON Z - Ø										li		1				-							Į					- (	- 1	- [					-	-			-
8 V S SHANCHOLV N 0 2:	8	P	_	BRANCH ON N 0							Į	1			İ								]		ĺ		1				1 1	- 1	- 1						-	-			-
B V C BRANCH CH V V 2	5	Ξ	Κ.			+	-+-	+	H	+	÷	+	+				<del> </del>	H		+	+	+	-	Н	-	-	$\perp$	ļ.,	↓_		.9	3	2	1	4	_	1	┶	-	_			
B V S SPANCH CRAY 2 C 1 S 2 C 1 S 3 C 5 S 3 C 7 S 2 D 5 4 2 D 7 S 2 D 5 4 3 D 9 4 S 7 S 2 C 7	8	v	C	BRANCH ON V = 8	2:							ł			1.4		1	H						i			ļ	1	İ										-	-	- '	' -	-
G	8	V	S	SPANCH CN V					H				1			1		!		-									ļ										-	-			- [
C L D D D D D D D D D D D D D D D D D D	0	1	С	0 → 0	1										1, .	] ,	١.		ı		1				- 1							4	2		1				-	-			-
C   C   C   C   C   C   C   C   C   C	0	L	D	0 → 0	ļ											1			- 1	- !	1	ļ						l	1	l	İ			ļ	1			1	-	- 1	0 -		-
G	7			2 →		+	+	+		$\dashv$	+	+-	+-	+		+	<del> </del>	H	-+	+		+	-		-		+	+-	<del>!</del>			4	4	$\perp$	$^{\perp}$	+	+	╨					<del></del>
C W P A-M	3	-		<b>v</b> → .		- 1			l			1			- 1		١, ١		-			İ										-	- [	ı	-	-			-	-	- 2	) -	
C P	C	Ų	٥	4 = 91	٠. ]	cəl	2 2	5	4	3 0	E 3	-			100	-		٦. ا	_	, ,							١.		l . i			- }		-	1				-	-		-	0
C P V V-M C 2 2 C C 4 3 C 4 3 2 C C 4 3 C 4 3 C 7 C C C C C C C C C C C C C C C C C	0	P	κ.	x = M															٦	۵ ا	13	-	27	-	2 1	471 4	1 2	09	4	٠							-						-
C   C   C   C   C   C   C   C   C   C	¢	Þ	v	A = 74											İ		1										1	İ			ı	- 1	ı							٠ ،	, –		-
CA 2 0 5 0 7 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1		:	:	9 = 1 <del>- 9</del> 9		1	+	-	-+	_		-	-	-		$\vdash$		-	+	+	+	+	56	- +	2 5	- 1	+	<del> </del>	Н	-		4	4	+	+	+	+	11		• •			$\dashv$
D E	2	£		$x = 1 \rightarrow x$		- [		-	ľ		7	-	li		· .	,			- 1				-*0	٦	-	5	1					-	- 1	1	1				, ,	, -		-	-
E C R A - M → A	0	Ε		' - ' → '	- 1		1				İ	Ĺ		-					- 1	-								ĺ	П				-			1		1	٠ ١	٠ -		. –	-
1 N C M - 1 → M		С	Ω	4 - M → 4		49 :	, ,	4D	4	3 1	s   3	١,	Н	Ì	100	-				2	٦,	1		.			1.			- [	İ		1				ł			- ۱			-
1		1,1	С	M + 1 → M						- 1	- 1			ı				-	1	د ا ء	Ή3							159	4	اد		- [	1			-			٠,	• -		-	-
3 M P JUMPTO NEALCO 4C 3 3 C C S S S S S S S S S S S S S S S		٠,	4	7 + 1 → 1		+	+		+	-	+	۲	$\vdash$	+	10	5		+	$\dashv$	+	+	+	ro.	9	4 1	E   /	+3	-	H	4	4	+	+	+	4.	4	+-	$\sqcup$	•				_
3 M P JUMP TO NEW LOC	1 :	N	v	Y - 1 → Y	ļ							1			1		.					H		- 1													1		٠.			-	-
	3	v	٥	JUMPITO NEW LOC	1			4C	3	3	1				100			- 1	- [			П	- 1	- 1				1					Ĺ	.   .	١.				• •		-	-	-
1 - S P   JUMP SUB	2	S	P	JUMP SUB	İ			1 1		- 1																	İ				-		6	7   5	3							-	-
2 3 M → A 1 M → A 1 M 2 2 M M 2 3 M S 2 2 3 M M A 3 M S 2 2 3 M M M M M M M M M M M M M M M M M		0	2			ز ادی	,   .		- 1		- 1	,								-	.   -	1.1		.			1.			f				ı					-			-	-

					18	MMED	MTE	^	BSOLI	UTE	ZE	RO P	MGE	,	ACCUA	1.	1	MPL/E	0	(1	IND. :	(i	ſ	IMO).	Y	L	PAGE.	x	AB	x 2	$\top$	AZ	S. Y	Ţ	RF	LATI	ΨE		NOR	FCT	7	Pi	SE Y	7	co	NDI	П	IN	cn	ηr
MX	MEMO	HIC	_	OPERATION	OF	٠.	2	CF	1,	2	::0	١٠,	::	CF.	T	=	-30	1.	=	10	٠.	2	CF.	Ħ.	=	-FI	1	-	nei.	- 1			_	=	ne l	_		-	_					-		_				
-	Ĵ		٠Ī	∨ → •	A.	2	12	μE	4	3	46	13	15	T	t-			-						Ė			-+	$\dashv$	-	+	-	3E	_	3		·-	-	1.7	+-	÷	٠.	+	-	+	_		-			-
-	0			$M \rightarrow Y$ (c)	Ag	2	2	AC	2	1	34	1	2	ĺ						- 1	1				i	54	4			.	3	35	-	3	-				-		Bt	4	12	٠	٠		-	-		-
_	S	5	:	Ø <del>→ [7 0] →</del> C		!	ŀ	4E	5	3	46	5	2	JA.	2 :	١, ١										56	- 1		5E	- 1	3	1	- [		- 1		1		1		-			١.	٠		-	-		-
N	С	:	,	NO OPERATION	İ	1	ļ					-	1	ĺ	-		EΔ	,	,	- 1				ı		-0	9	٢	35		١		ı					ļ		j				0	•		٠	-		-
0	А	į.		$A$ , $M \rightarrow A$	99	12	2	00	4	3	05	1	2					١,		o.		2	, ,	_	2	اء.	.				.				j						i			-		-	-	-		-
=	H	-	.	4 → Vs 5 - 1 → S	t	+-	Ė	-	$\vdash$	-	-	Ĕ	<u> </u>	Н	Н	$\dashv$	48	3	7	+	3	-	-	7	-	. 5	4	4	IU.	1	3 1	9	4	3		_	ļ.	ļ.,	╀-	<u></u>	+	Ļ	╄	١	_ •		-	-	_	_
æ	н	c	,	$P \rightarrow M_S$ $S = 1 \rightarrow S$		ļ								١,			98		,			ļ	Ì		Ì		- 1			1					-				}		1	1	ļ	-	-	-	-	-		-
D	L		.	S = 1 → S Mc → A	ĺ	ĺ										- 1	68														- [	- [	Ī	- 1							1		1	-	-	-	-	-	-	-
٥	L	F	.	S+1→S Me→P	1			ļ								- 1	28		ij						- 1	- 1	- 1	- 1					- [	-	İ				1					١	٠		-	-	•	-
R	O	-	ı	- 7 O+ C -				2E	6	3	26	5	,	24	2	, [	25	1	1				ľ		- }	١,			. [ .	Ì.			-	- [					1						í	RE	ST(	OF	EC	ì
a	0	П		-C1-67 01-1	_	1		+-						5A		7	$\dashv$	$\dashv$	-+	$\dashv$		$\dashv$	-+	-			6				3	+	+	+	-+	4	<u> </u>	⊢	1	╀	╀	Ļ	┸	١,	٠	_	<u> </u>	_	_	<u>.</u>
A	Ţ	1	- 1	PTRN INT				Ī			1			, ,		1	40	١	,		-	- [	-			. 6	٥	4 1	E		1		- 1						ļ					١,	٠			-	-	•
R	Ţ	S		RTRN SUB							- 1					- 1	60	- 1	1			i			İ		1	-	ļ				1	i		İ		ĺ	l	1	1		İ		1	RE.	STO	ORI	ED	ì
S	В	C	- 1	$A = M = 0 \Rightarrow A$ (3)	E9	2	2	ES	4	3	F5	٦	2	۱		i	1	0				-						.	. [ .	١.	.  _	1			-	- }								-	-		-	-	-	
S	Ε	С		: → C					- 1	- 1			~	- 1	- 1	- 1	38	2	, [	•	° l	`		1	' [		٠ [	۲,	U  4	1	۱۲	9 '	1	3	ı	1		ĺ		l	1	ĺ	1	١	٠	- 1	31	-	-	
5	Ε	Ċ	-	1 → 0	[				ļ		-	- 1	ı		ļ	- 1	- 1	2	1		ı	- 1					ł		i		İ					-						l		-	-		!	-	-	
5	É			: ·					_		7	7	-	-+	$\dashv$	-	78	_	•	+	+	+		-	+	+	-+	+		+	+	+	+	4	$\rightarrow$	4	_	_	<u> </u>	L	L	_	╄	-	_	_	_	-	1	
S	-	4	1	$\forall \rightarrow W$				8C		3	86	3	2					١,	٠   ه	,			., [	.		,	a   2		. ا .	1.	1	١.				- [								-	-		-	1	-	
S	7	×	ı	$X \to V$			- 1	8E	- 1	3	- 1	- 1	2	-	- 1	1			1		3	٠ [	"	°	1	10	. l .	2  9	4)3	13	19	9 :	1	5		ĺ					l	ł		-	-		-	-	-	
3	т	¥		¥ <b>⇒</b> Ų				8C	- 1	3	- 1	- 1	- 1	- 1	- [		- }	- [	- [	İ	i	- 1	- 1		1,	14	4 2	,		1	ı			1		-					96	4	2	1-	-		-	-	-	
Т	A	х	-	$\Delta \rightarrow \epsilon$	ll	H			- 1	- 1		Ĭ		- 1	ļ	1.	w.	,	, [	-			- [	- 1	1	"	"   "			1		1	1		1	1	ł							-	-		-	-	-	
-	A	7	T	÷ → ′		ヿ	7	Ť	+	1	+	+	+	+	+	-	6	-	1	+	+	+	+	+	-+	$\pm$		+	+-	+	+-	+	+	+	+	4	4	_	ļ.,	H	Ļ.	_	1	٠			-	_	•	_
7	S	×		\$ → <		.	- 1			- 1	- [	- 1		- 1	- 1	- 1	- 1	2	.	ı	- 1	ı				-		-	1	1			1	1	ı		i							١	۲	•	-	-	-	
•	Х	4	-	X → ∴			-			ı						- 1		2	.		1			-		1	1					İ	1		1	1	-							١	٠	-	-	-	-	
ī	×	3		× → S		- [	İ						- 1		-	- 1	- (	2	.	1			1			ł				1					ļ					ıİ				٠	٠	-	-	-	~	
+	Υ	۵	1	Y → A		İ		- 1		- 1				ı			8 2	- 1		ı	1					1		1					ı		ı	1				. !				-	-	-	-	-	•	
٠.	A	:c ·	10 -	"Y" F PAIGE BOUNDRY IS CROSSES								L.		_1	-!	!-	- 1	-	!				-	_				_	!	١	1	Ц.,		1					!	_				٠	٠	-	-	_	-	_
2	45	:c • :	0	"I" FIRRANCH OCCURS TO SAME	240	iE				v.		NDE NDE												-		ADI						7			CLI			ĊЯ			٠,			0			3			
3.	44	202	J.	NI IF BRANCH OCCURS TO DIFFER T-BORROW	PEN	T P4	GΞ			ı.					TOR									-		SUI At I	318,	·C				,			ODII						п		NC	8	YTE	3				
4	E.	100	VU MEDI	I-SUPELLA. MAI MODE ZELAC O NUMI D						1,1									COF	ESS	S					78 78						-			ON:S															
	AC,	: SUN	ULA	MAI, MOSE Z FLAG IS INVALID TOR MUST BE CHECKED FOR ZER	O A	ESU	-			M.	١.	MEN.	CB	A DE	ΗЗ	T.A.C.)	يحتو مع	Çırı,	!ER													4			EMO															

Note: Commodore Semiconductor Group cannot assume liability for the use of undefined CP Codes



6510 MEMORY MAP

# APPLICATIONS NOTES

Locating the Output Register at the internal I/O Port in Page Zero enhances the powerful Zero Page Addressing instructions of the 6510.

By assigning the I/O Pins as inputs (using the Data Direction Register) the user has the ability to change the contents of address 0001 (the Output Register) using peripheral devices. The ability to change these contents using peripheral inputs, together with Zero Page Indirect Addressing instructions, allows novel and versatile programming techniques not possible earlier.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.